

## Chapter 3 – Instruction-Level Parallelism and its Exploitation (Part 4)

ILP vs. Parallel Computers Dynamic Scheduling (Section 3.4, 3.5) Dynamic Branch Prediction (Section 3.3, 3.9, and Appendix C) Hardware Speculation and Precise Interrupts (Section 3.6) Multiple Issue (Section 3.7) Static Techniques (Section 3.2, Appendix H) Limits and Benefits of ILP (Older editions and Section 3.12) Multithreading (Section 3.11) Putting it Together (Mini-projects)





Limits of ILP

Limits studies make optimistic assumptions to find the limit for ILP But may miss impact of compiler, future advances

Infinite number of physical registers (no register WAW, WAR)

How much can ILP buy us?

A highly optimistic study [Wall'93]

Perfect branch prediction

Single cycle FU


2


Infinite number of in-flight instructions

Perfect memory address alias analysis


Single cycle memory (perfect caches)


3






6







7

	Resource	i7 920 (Nehalem)	i7 6700 (Skylake)	
	Micro-op queue (per thread)	28	64	
	Reservation stations	36	97	
	Integer registers	NA	180	
	FP registers	NA	168	
	Outstanding load buffer	48	72	
	Outstanding store buffer	32	56	
	Reorder buffer	128	256	
plus reorder buffer renaming is used ra	uffers and queues in the first generative organization. In later microarchitectures, ather than the reorder buffer; the reorder occes of the size of various buffers and r for the size of various buffers and r for the size of various buffers and r for the size of the size of various buffers and r for the size of the size of various buffers and r for the size of the siz	the reservation stations serve buffer in the Skylake microard	as scheduling resource hitecture serves only to	s, and register buffer control



10





12

9

