Racing in Hyperspace: Closing Hyper-Threading Side Channels on SGX with Contrived Data Races

> CS 563 Young Li 10/31/18


Intel Software Guard eXtensions (SGX) and Hyper-Threading

What is Intel SGX?

- Set of CPU instructions
- Present in Skylake and newer (6th gen and up)

What is Intel SGX?

- Lets programs create *enclaves*
 - Separate code and data
 - Supports multithreading
 - Enclaves have access to the program's memory



What is Intel SGX?

- Hardware provides isolation between enclaves and untrusted world
 - Virtual memory isolation
 - Physical memory isolation
 - Memory encryption for swapped-out enclave pages

What is Hyper-Threading?

- Intel's proprietary implementation of Simultaneous MultiThreading (SMT)
- Presents two logical cores on each physical CPU core
- Logical cores share execution units
 - Caches
 - Translation lookaside buffers (TLBs)
 - Branch prediction units (BPUs)
 - Floating point units (FPUs)
 - o etc.

Hyper-Threading Side Channels

An Example: TLBleed

- Attack by Gras et al. from Vrije Universiteit Amsterdam
- The Translation Lookaside Buffer (TLB) caches virtual memory mappings
 - Hyper-Threads share TLBs (L1 Data TLB and L2 TLB)
- Side-channel attack allows an attacker to determine data access patterns of a target program
 - Private key reconstruction
 - Image reconstruction
 - o etc.

An Example: TLBleed

- Demonstrated cryptographic key reconstruction
 - libgcrypt EdDSA
 - libgcrypt RSA (less effective due to larger key size)
- Unaffected by mitigations to side-channel cache attacks

Other examples, briefly:

TABLE II HYPER-THREADING SIDE CHANNELS.

| Side Channels | Shared | Cleansed at AEX | Hyper-Threading only | |
|---------------|--------|-----------------|----------------------|--|
| Caches | Yes | Not flushed | No | |
| BPUs | Yes | Not flushed | No | |
| Store Buffers | No | N/A | Yes | |
| FPUs | Yes | N/A | Yes | |
| TLBs | Yes | Flushed | Yes | |

HyperRace: A software defense against Hyper-Threading side channel attacks

Racing in Hyperspace: Closing Hyper-Threading Side Channels on SGX with Contrived Data Races

- Paper by Chen et al.
 - Ohio State University
 - Indiana University Bloomington
 - SKLOIS, Institute of Information Engineering, Chinese Academy of Sciences
- Proposed HyperRace, a tool to eliminate Hyper-Threading side channel attacks

Preventing Hyper-Threading Side Channels

- An attacker must schedule a thread on the same core as the enclave thread
- If we can prevent this from happening, the attacker would not be able to execute *any* kind of HT side channel attack!


Preventing Hyper-Threading Side Channels

- For each enclave thread, create a shadow thread
- Must keep checking whether the enclave thread and shadow thread are co-resident on the same core

Checking co-residency

- Use knowledge of shared resources across logical cores
- Chen et al. chose to use L1 cache
 - Each physical core has a private L1 cache
- Measure memory access timings through the cache

Checking co-residency



Co-residency tests using contrived data races

- Intel SGX does not support secure clock instructions
- Chen et al. use contrived data races on an integer v

Enclave thread loop:

Write 0 to v

Wait for 10 cycles

Read v

Shadow enclave thread loop:

Write 1 to v

Co-residency tests using contrived data races

- Enclave thread will read 1 with <u>high</u> probability if <u>co-resident</u>
- Enclave thread will read 1 with <u>low</u> probability if <u>not co-resident</u>

Putting it another way:

- Co-resident: communication time < execution time
- Not co-resident: communication time > execution time

When should co-residency checks be used?


- **AEX**: Asynchronous Enclave eXit
 - Executed when enclave code is interrupted (context switches)
 - Saves registers, flushes TLB, etc.
- Must recheck co-residency after an AEX

Co-residency tests under stronger attacker model

Chen et al. consider an attacker who can:

- Cause cache contention
- Adjust CPU frequency
- Cache primes
- Disabling caching
- Disable caching + adjust CPU frequency
- ..

A refined data-race design



- When **not** co-located, communication time > execution time
- Each thread read the value written by the other thread with very low probability.

Co-residency tests under stronger attacker model

New design must satisfy two requirements under new attacker model:

- 1. Enclave thread (T_0) and shadow thread (T_1) observe data races on the shared variable v with high probabilities when they are co-located
- 2. When T_0 and T_1 are not co-located, at least one of them observes data races with low probabilities

Security Evaluation of Co-residency Test

Attacker cannot meet both security requirements!

Considered:

- Latency of cache eviction
- Latency of cross-core communication
- Effects of CPU frequency change
- Effects of disabling caching

Co-residency tests under stronger attacker model

```
Thread T_0
                                                                                Thread T_1
                                            cmovl %rbx, %r10
                                                                                                                          cmp $1, %r9
  <initialization>:
                                                                                <initialization>:
                                            sub %rax, %r9
                                                                                                                          ; continuous number?
     mov $colocation count, %rdx
                                                                                   mov $colocation count, %rdx
                                            cmp $1, %r9
                                                                                                                          cmova %r11, %r10
     xor %rcx, %rcx
                                                                                   xor %rcx, %rcx
                                            ; continuous number?
                                                                                                                          add %r10, %rcx
     ; co-location test counter
                                                                                   ; co-location test counter
                                            cmova %r11, %r10
                                                                                                                          shl $b count, %rbx
  <synchronization>:
                                                                                <synchronization>:
                                            add %r10, %rcx
                                                                                                                          ; bit length of $count
     · · · ; acquire lock 0
                                                                                   · · · ; release lock 0
                                            shl $b count, %rbx
                                                                                                                           mov %rax, %r9
                                                                                  .svnc2:
    .sync0:
                                            ; bit length of $count
                                                                                                                          ; record the last number
     mov %rdx, (sync_addr1)
                                                                                   mov %rdx, (sync_addr0)
                                            mov %rax, %r9
                                                                                                                     39 <store>:
     cmp %rdx, (svnc addr0)
                                                                                   cmp %rdx, (sync_addr1)
                                            ; record the last number
                                                                                                                          mov %rsi, (%r8)
     je .sync1
                                                                                    je .sync3
                                         <padding instructions 0>:
                                                                                                                       <padding instructions 1>:
      jmp .sync0
                                                                                    imp .svnc2
                                            nop
                                                                                                                          mov (%r8), %rax
    .svnc1:
                                                                                  .svnc3:
                                            nop
                                                                                                                          lfence
     mfence
                                                                                   mfence
                                                                                                                          mov (%r8), %rax
     mov $0, (sync addr0)
                                                                                   mov $0, (svnc addr1)
                                            nop
                                                                                                                          1 fence
15 <initialize a round>:
                                                                                <initialize a round>:
                                            mov (%r8), %rax
                                                                                                                          mov (%r8), %rax
     mov $begin0, %rsi
                                                                                   mov $begin1, %rsi
                                            mov (%r8), %rax
                                                                                                                          lfence
     mov $1, %rbx
                                                                                   mov $1, %rbx
                                                                                                                          mov (%r8), %rax
                                                                                   mfence
     mfence
                                            mov (%r8), %rax
                                                                                                                          1 fence
     mov $addr v, %r8
                                                                                   mov $addr v, %r8
                                            dec %rsi
                                                                                                                          mov (%r8), %rax
                                                                              20 <co-location test>:
20 <co-location test>:
                                            cmp $end0, %rsi
                                                                                                                          1 fence
                                                                                 .L2:
    .LO:
                                             jne .LO
                                                                                                                          dec %rsi
22 <load>:
                                                                              22 <load>:
                                            ; finish 1 co-location test
                                                                                                                          cmp $end1, %rsi
      mov (%r8), %rax
                                                                                   mov (%r8), %rax
                                       54 <all rounds finished?>:
                                                                                                                          ine .L2
                                                                              24 <update counter>:
24 <store>:
                                            · · · ; release lock 1
                                                                                                                          ; finish 1 co-location test
     mov %rsi, (%r8)
                                                                                   mov $0, %r10
                                                                                                                     56 <all rounds finished?>:
                                            dec %rdx
26 <update counter>:
                                                                                   mov $0, %r11
                                            cmp $0, %rdx
                                                                                                                          · · · ; acquire lock 1
     mov $0, %r10
                                                                                   cmp $end0, %rax
                                                                                                                          dec %rdx
                                            ine .svnc0
     mov $0, %r11
                                                                                   ; a data race happens?
                                                                                                                          cmp $0, %rdx
     cmp $end0, %rax
                                                                           29
                                                                                   cmova %rbx, %r10
                                                                                                                          ine .sync2
     ; a data race happens?
                                                                                   sub %rax, %r9
```

Determining co-location statistically

- Each trial is a Bernoulli random variable with parameter p
 - Co-location with probability p
 - No co-location with probability 1-p
- Each trial is independent because the two threads are synchronized every round

Determining co-location statistically

Running hypothesis testing:

- Define q as the observed ratio of passed co-location tests
- Define *p* as the expected ratio of passed co-location tests

Null hypothesis $H_0: q \ge p$

Alternative hypothesis $H_1: q < p$

Determining co-location statistically

TABLE VI EVALUATION OF FALSE NEGATIVE RATES.

| Scenario | $\hat{p_0}$ | $\hat{p_1}$ | false negative rates $(\alpha = 1e-4)$ |
|----------|-------------|-------------|--|
| 1 | 0.0004 | 0.0007 | 0.000 |
| 2 | 0.0003 | 0.0008 | 0.000 |
| 3 | 0.0153 | 0.0220 | 0.000 |
| 4 | 0.0013 | 0.0026 | 0.000 |

Implementing HyperRace

- Implemented as LLVM IR optimization pass when compiling enclave code
 - Perform AES detection code every *m* instructions
 - Execute co-location test routines
 - If co-location test fails, can retry or terminate

Performance Evaluation

Evaluation performed on:

- i7 6700 quad core (eight logical cores)
- 32 GB RAM
- p-value = 1e-6
- Ran *nbench* as enclave code and measured overhead of HyperRace

Memory Overhead

TABLE VII
MEMORY OVERHEAD (NBENCH).

| | Original | q = 20 | q = 15 | q = 10 | q=5 |
|----------|----------|---------|---------|---------|---------|
| Bytes | 207,904 | 242,464 | 246,048 | 257,320 | 286,448 |
| Overhead | 2 | 16.6% | 18.3% | 23.7% | 37.7% |

q represents one AEX detection every q instructions in a basic block




Fig. 8. Normalized number of iterations of *nbench* applications when running with a busy looping program on the co-located logical core.




Fig. 9. Runtime overhead due to AEX detection; q = Inf means one AEX detection per basic block; q = 20/15/10/5 means one additional AEX detection every q instructions within a basic block.




Fig. 10. Runtime overhead of performing co-location tests when q=20.




Fig. 11. Overhead of crypto algorithms.

Limitations of HyperRace

- Modest to high performance overhead
 - Depends highly on q
- Cost of non co-residency detection of enclave thread and shadow thread is high
 - Enclave thread should terminate itself
 - Attacker can perform denial-of-service
 - Shadow thread is not doing "useful" work

Thank you!

Any questions?

Sources

- G. Chen et al., "Racing in Hyperspace: Closing Hyper-Threading Side Channels on SGX with Contrived Data Races," 2018 IEEE Symposium on Security and Privacy (SP), San Francisco, CA, US, , pp. 388-404. doi:10.1109/SP.2018.00024
- 2. G. Chen et al., "Racing in Hyperspace: Closing Hyper-Threading Side Channels on SGX with Contrived Data Races" slides (http://web.cse.ohio-state.edu/~chen.4329/slides/sp18.pptx)
- 3. B. Gras, K. Razavi, H. Bos, C. Giuffrida, Translation Leak-aside Buffer: Defeating Cache Side-channel Protections with TLB Attacks, in: USENIX Security, 2018. https://www.vusec.net/download/?t=papers/tlbleed sec18.pdf.
- 4. F. McKeen, Intel SGX slides (https://web.stanford.edu/class/ee380/Abstracts/150415-slides.pdf)
- 5. "TLBleed." VUSec. Accessed October 22, 2018. https://www.vusec.net/projects/tlbleed/.
- 6. Wang, Wenhao, Guoxing Chen, Xiaorui Pan, Yinqian Zhang, XiaoFeng Wang, Vincent Bindschaedler, Haixu Tang, and Carl A. Gunter. "Leaky cauldron on the dark land: Understanding memory side-channel hazards in SGX." In Proceedings of the 2017 ACM SIGSAC Conference on Computer and Communications Security, pp. 2421-2434. ACM, 2017.

Backup Slides


Motivation behind Intel SGX

Motivation: defending against malicious programs

- Preventing malicious user-space apps from doing damage to our app
 - Process isolation
 - Virtual memory
 - Protection rings


Motivation: defending against malicious programs

- Apps protected from each other
- OS protected from malicious apps




Motivation: use privilege escalation

- Malicious app can attack privileged code, get full privileges
- Privileged code: hypervisor, OS kernel



Insight: reduce the attack surface

- Apps can be attacked from multiple angles
 - o OS
 - Hypervisor (VMM)
 - o Hardware, somewhat?



Insight: reduce the attack surface

- Let's give an app the power to protect itself, using hardware
- Attack surface is minimized: only app itself, and hardware (CPU)

